

**CLAIMS:**

1           1.     A system comprising:  
2                 a shared memory; and  
3                 a plurality of processing elements coupled to said shared memory, wherein each  
4 of said plurality of processing elements comprises a processing unit, a direct memory  
5 access controller and a plurality of attached processing units, wherein said direct memory  
6 access controller comprises an address translation mechanism, wherein each of said  
7 plurality of attached processing units is configured to access said shared memory in a  
8 restricted manner.

1           2.     The system as recited in claim 1, wherein each of said plurality of attached  
2 processing units is configured to issue a request to an associated direct memory access  
3 controller to access said shared memory, wherein said request specifies a range of  
4 addresses to be accessed as virtual addresses.

1           3.     The system as recited in claim 2, wherein said associated direct memory access  
2 controller is configured to translate said range of virtual addresses to be accessed.

1           4.     The system as recited in claim 3, wherein said associated direct memory access  
2 controller translates said range of virtual addresses to be accessed by retrieving an  
3 associated range of physical addresses from said address translation mechanism.

1        5.        The system as recited in claim 3, wherein said associated direct memory access  
2        controller translates said range of virtual addresses to be accessed by retrieving an  
3        associated range of physical addresses from a page table in said shared memory.

1        6.        The system as recited in claim 1, wherein said address translation mechanism is  
2        a translation lookaside buffer.

1        7.        The system as recited in claim 4, wherein said associated direct memory access  
2        controller comprises a manager, wherein said manager is configured to search said  
3        address translation mechanism for said associated range of physical addresses.

1        8.        The system as recited in claim 5, wherein said associated direct memory access  
2        controller comprises a manager, wherein said manager is configured to search said page  
3        table in said shared memory for said associated range of physical addresses.

1        9.        The system as recited in claim 3, wherein said range of virtual addresses to be  
2        accessed are translated into an associated range of physical addresses, wherein said  
3        associated range of physical addresses are pinned.

1           10.    A method for attached processing units accessing a shared memory in a system  
2           comprising the steps of:

3                   issuing a request to an associated direct memory access controller to access said  
4           shared memory, wherein said request specifies a range of addresses to be accessed as  
5           virtual addresses; and

6                   translating said range of virtual addresses to be accessed to an associated range  
7           of physical addresses by said associated direct memory access controller.

1           11.    The method as recited in claim 10, wherein said associated direct memory access  
2           controller translates said range of virtual addresses to be accessed by retrieving said  
3           associated range of physical addresses from an address translation mechanism.

1           12.    The method as recited in claim 10, wherein said associated direct memory access  
2           controller translates said range of virtual addresses to be accessed by retrieving said  
3           associated range of physical addresses from a page table in said shared memory.

1           13.    The method as recited in claim 11, wherein said address translation mechanism  
2           is a translation lookaside buffer.

- 1        14.    The method as recited in claim 10, wherein said associated range of physical  
2        addresses are pinned.

1        15.     A method for maintaining Translation Lookaside Buffer (TLB) consistency in a  
2        system comprising a shared memory and a plurality of processing elements coupled to  
3        said shared memory, wherein each of said plurality of processing elements comprises a  
4        processing unit, a direct memory access controller and a plurality of attached processing  
5        units, wherein each of said plurality of direct memory access controllers comprises a  
6        TLB, the method comprising the steps of:

7                invalidating a copy of a page table entry that was updated in a particular TLB of  
8        a direct memory access controller associated with a particular processing unit by said  
9        particular processing unit;

10               broadcasting a TLB invalidated entry instruction to each of said plurality of  
11        processing units other than said particular processing unit by said particular processing  
12        unit;

13               determining whether to invalidate any entries in the TLB's associated with each  
14        of said plurality of direct memory access controllers other than the direct memory access  
15        controller associated with said particular processing unit; and

16               issuing a synchronization instruction to each of said plurality of processing units  
17        other than said particular processing unit by said particular processing unit.

1        16.     The method as recited in claim 15, wherein each of said plurality of processing  
2        units other than said particular processing unit that received said TLB invalidated entry  
3        instruction is configured to search through the entries of said TLB's of its associated  
4        direct memory access controllers to determine whether there are any invalid entries in the  
5        TLB's associated with each of said plurality of direct memory access controllers other  
6        than the direct memory access controller associated with said particular processing unit.

1        17.     The method as recited in claim 15, wherein each of said plurality of direct  
2        memory access controllers other than the direct memory access controller associated with  
3        said particular processing unit is configured to search through the entries of its associated  
4        TLB's to determine whether there are any invalid entries in each of said TLB's associated  
5        with each of said plurality of direct memory access controllers other than the direct  
6        memory access controller associated with said particular processing unit.

1        18.     The method as recited in claim 16, wherein each of said plurality of processing  
2        units other than said particular processing unit invalidates any invalid entries in said  
3        TLB's of its associated direct memory access controllers.

1        19.     The method as recited in claim 17, wherein each of said plurality of direct  
2        memory access controllers other than the direct memory access controller associated with  
3        said particular processing unit invalidates any invalid entries in its associated TLB's.

1        20.     The method as recited in claim 15 further comprising the step of:  
2               issuing an acknowledgment to said particular processing unit that any invalid  
3        entries were invalidated.

1        21.     The method as recited in claim 20, wherein each of said plurality of processing  
2        units other than said particular processing unit issues an acknowledgment to said  
3        particular processing unit that any invalid entries in the TLB's associated with each of  
4        said plurality of direct memory access controllers other than the direct memory access  
5        controller associated with said particular processing unit were invalidated.

1        22.    The method as recited in claim 20, wherein each of said plurality of direct  
2        memory access controllers other than the direct memory access controller associated with  
3        said particular processing unit issues an acknowledgment to said particular processing  
4        unit that any invalid entries in its associated TLB's were invalidated.